

# PI7C8150A: 32-bit 2-Port PCI-to-PCI Bridge

## **PRODUCT FEATURES**

- 32-bit / 66MHz primary and secondary ports
- Compliant with the following specifications:
  - PCI Local Bus Specification, Revision 2.2
  - PCI-to-PCI Bridge Architecture Specification, Revision 1.1
  - Advanced Configuration Power Interface (ACPI) Specification
  - PCI Power Management Specification, Revision 1.0
- Concurrent primary and secondary port operation
- Provides internal arbitration for one set of 9 secondary bus masters
  - Programmable 2-level priority arbiter
  - Disable control to allow use of an external arbiter
- Supports posted write buffers in both directions (downstream and upstream)
- Two 128-byte FIFO's for delay transactions
- Two 128-byte FIFO's for posted memory transactions
- Enhanced address decoding
  - 32-bit I/O address range
  - 32-bit memory-mapped I/O address range
  - VGA addressing and VGA palette snooping
  - ISA-aware mode for legacy support in the first 64KB of I/O address range
- IEEE 1149.1 JTAG interface support
- 3.3V core; 3.3V and 5V PCI I/O interface
- Packages
  - 208-pin QFP
  - 256-pin PBGA
- Available in 66MHz and 33MHz
- Intel 21150 compatible

#### **PRODUCT DESCRIPTION**

The PI7C8150A is a 2-port PCI-to-PCI Bridge designed to be fully compliant with the *PCI Local Bus Specification, Revision 2.2.* Both the primary and secondary ports are specified to run at 32-bit and up to 66MHz.

The PI7C8150A supports synchronous bus transactions between devices on the primary bus and the secondary bus. The two buses can operate in concurrent mode, resulting in added increase in system performance. Concurrent bus operation off-loads and isolates traffic on a single bus by allowing a master and target on the same bus to communicate with each other while the other bus is busy.

The PCI Local Bus Specification denotes loading restrictions on the PCI bus. The PI7C8150A allows designers to expand the loading capability by adding a second PCI bus. On motherboards, more PCI slots or devices can then be added on this second PCI bus. On add-in cards, more than one device can now reside on the add-in card (PCI Local Bus Specifications specify that each add-in card may only have one device because there may only be one connection per PCI signal in the add-in card connector).

## **ORDERING INFORMATION**

PART NUMBER	SPEED	PACKAGE
PI7C8150AMA	66 MHz	208-FQFP
PI7C8150AMA-33	33 MHz	208-FQFP
PI7C8150AND	66 MHz	256-PBGA
PI7C8150AND-33	33 MHz	256-PBGA



### **PI7C8150A PIN INFORMATION**

$P\_AD[31:0] \leftarrow \rightarrow$ $P\_CBE[3:0] \leftarrow \rightarrow$ $P\_PAR \leftarrow \rightarrow$ $P\_FRAME\_L \leftarrow \rightarrow$ $P\_IRDY\_L \leftarrow \rightarrow$ $P\_DEVSEL\_L \leftarrow \rightarrow$ $P\_TRDY\_L \leftarrow \rightarrow$ $P\_TRDY\_L \leftarrow \rightarrow$ $P\_LOCK\_L \rightarrow$ $P\_LOCK\_L \rightarrow$ $P\_DSEL \rightarrow$ $P\_REQ\_L \leftarrow$ $P\_GNT\_L \rightarrow$ $P\_SERR\_L \leftarrow$ $P\_PERR\_L \leftarrow$ $P\_RESET\_L \rightarrow$ $P\_VIO \rightarrow$	PRIMARY BUS INTERFACE	SECONDARY BUS INTERFACE	$\begin{array}{l} \leftarrow \rightarrow S\_AD[31:0] \\ \leftarrow \rightarrow S\_CBE[3:0] \\ \leftarrow \rightarrow S\_PAR \\ \leftarrow \rightarrow S\_FRAME\_L \\ \leftarrow \rightarrow S\_RDY\_L \\ \leftarrow \rightarrow S\_RDY\_L \\ \leftarrow \rightarrow S\_RDY\_L \\ \leftarrow \rightarrow S\_TRDY\_L \\ \leftarrow \rightarrow S\_STOP\_L \\ \leftarrow \rightarrow S\_STOP\_L \\ \leftarrow \qquad S\_REQ[8:0]\_L \\ \rightarrow \qquad S\_GNT[8:0]\_L \\ \leftarrow \qquad S\_SERR\_L \\ \leftarrow \qquad S\_PERR\_L \\ \rightarrow \qquad S\_RESEST\_L \\ \leftarrow \qquad S\_VIO \end{array}$
$\begin{array}{ccc} P_{CLK} & \rightarrow \\ S_{CLKIN} & \rightarrow \\ MSK_{IN} & \rightarrow \\ S_{CLKOUT[9:0]} & \rightarrow \end{array}$	CLOCK INTERFACE	MISCELLANEOUS INTERFACE	$\begin{array}{l} \leftarrow  MS0 \\ \leftarrow  MS1 \\ \leftarrow  S\_CFN\_L \\ \leftarrow \rightarrow GPIO[3:0] \\ \leftarrow  BPCCE \end{array}$
P_M66EN $\rightarrow$ S_M66EN $\leftarrow \rightarrow$ CFG66 $\rightarrow$	CONTROL INTERFACE	JTAG INTERFACE	$\begin{array}{l} \leftarrow  TMS \\ \leftarrow  TCK \\ \leftarrow  TDI \\ \rightarrow  TDO \\ \leftarrow  TRST_L \end{array}$

### **APPLICATION EXAMPLE**



Page 2 PERICOM SEMICONDUCTOR CORPORATION 2380 Bering Drive • San Jose, CA 95131 • (800) 435-0800 • Fax (408) 435-1100 • http://www.pericom.com 10/10/2003, REVISION 1.0